



TestPI for BOC
05-Jul-04





TestPI_Setup

TestPI_Setup of 02-Jul-04
 Using BOC Test Plugin with
 SLOG and BOC-RIG2

VME

SLOG

BOC_RIG2

BOC

Xtal
Clock

Data
Gen

Clock
Distribution

Module Control Data

Laser MDAC &
BPM Commands

BPM Clock

BOC-RIG
Control
CPLD

Setup Bus

BOC
Control
CPLD

Data
Capture

Select 12 from 96

RX CCT-
b
RX CCT-
b
RX CCT-
b
RX CCT-
b
RX CCT-
b
RX CCT-
b
RX CCT-
b

RX
CPLD

RX
CPLD

RX
CPLD

RX
CPLD

RX
CPLD

Data
Streams
Data
Streams
Data
Streams
Data
Streams

PIN Current Monitors

Threshold MDAC Settings

Monitor Data

MDAC and BPM
Command Capture

Clock Gen

Data Manipulation

Test PI TX Board

Test PI TX Board

Test PI TX Board

Test PI RX Board

Test PI RX Board

Test PI RX Board

Test PI RX Board

Test PI RX Board

Test PI RX Board

Test PI RX Board

Test PI RX Board

Status Monitor
& Power

MDAC
Re-Format

MDAC
Re-Format

Stream Order Swap:
[11:0] <= [0:11]

Stream Order Swap:
[11:0] <= [0:11]

DAC16

DAC16

IPIN

IPIN

12 Data Streams
+ 1 Status Line

VME

Address Offset [3]		Write		Read		Notes	
VME	S-Bus	Action	Definition	Action	Definition		
+7E	+3F	MODE	Yet to be defined	MODE	Yet to be defined		
+7C	+3E	CKCTRL	[0,0,0,0,0,PCKD4,PCKINH]	CKCTRL	[0,0,0,0,0,PCKD4,PCKINH]		
+7A	+3D	--		--			
+78	+3C	DEL4	[x,x,D4..D0] 0-24dec				
+76	+3B	DEL3	[x,x,D4..D0] 0-24dec	I2CBUSY	[0,0,0,0,0,I2C_Busy]		
+74	+3A	DEL2	[x,x,D4..D0] 0-24dec	STATS	[0,0,VCHK1,GCHK2,GCHK1,RXPWRCHK,VREF_EN]		
+72	+39	DEL1	[x,x,D4..D0] 0-24dec	DREG	[D6,D5,D4,D3,D2,D1,D0]	[2]	
+70	+38	DELO	[x,x,D4..D0] 0-24dec	AREG	[RnW,A5,A4,A3,A2,A1,A0] RnW = 1 for Read Op's	[2]	
+6E	+37	--	Load AREG and DREG for both WRITE and READ operations in this Address Range	--			
+6C	+36	--		--			
+6A	+35	--		--	MDHIH	[0,0,MDHi15..MDHi11]	
+68	+34	--		--	MDHIM	[MDHi10..MDHi4]	
+66	+33	--		--	MDHIL	[MDHi3..MDHi0,0,0,0]	
+64	+32	--		--	MDLOH	[0,0,MDLo15..MDLo11]	
+62	+31	--		--	MDLOM	[MDLo10..MDLo4]	
+60	+30	--		--	MDLOL	[MDLo3..MDLo0,0,0,0]	
+5E	+2F	--		--	--		
+5C	+2E	--		--	--		
+5A	+2D	--		--	--		
+58	+2C	--		--	--		
+56	+2B	--		--	--		
+54	+2A	--		--	--		
+52	+29	--		--	--		
+50	+28	--		--	--		
+4E	+27	--		--	--		
+4C	+26	--		--	--		
+4A	+25	--		--	--		
+48	+24	--		--	--		
+46	+23	--		--	--		
+44	+22	--		--	--		
+42	+21	--		--	--		
+40	+20	--		--	--		
+3E	+1F	--		--	--		
+3C	+1E	--		--	--		
+3A	+1D	--		--	--		
+38	+1C	--		--	--		
+36	+1B	--		--	--		
+34	+1A	--		--	--		
+32	+19	--		--	--		
+30	+18	--		--	--		
+2E	+17	--		--	--		
+2C	+16	--		--	--		
+2A	+15	--		--	--		
+28	+14	--		--	--		
+26	+13	--		--	--		
+24	+12	--	--	--			
+22	+11	--	--	--			
+20	+10	--	--	--			
+1E	+0F	--	--	--			
+1C	+0E	--	--	--			
+1A	+0D	--	--	--			
+18	+0C	--	--	--			
+16	+0B	--	--	--			
+14	+0A	--	--	--			
+12	+09	--	--	--			
+10	+08	--	--	--			
+0E	+07	--	--	--			
+0C	+06	--	--	--			
+0A	+05	--	--	--			
+08	+04	--	--	--			
+06	+03	--	--	MANUF	= 4B Hex (Add Bit7 to give CB)		
+04	+02	--	--	MOD_TYPE	= 30 Hex, 48 Dec		
+02	+01	--	--	REV	= 0		
+00	+00	--	--	S_No	(0-127; Set in JED file: as on Bar Code Label)		

- Notes:
- [1] The data path has only [Bit6..Bit0]; Bit7 is ignored on Write, and undefined on Read
 - [2] Set by last READ or WRITE in Add Range 0-37Hex
 - [3] Full BOC-RIG VME Address given by: 700000hex + (TXSite * 80hex) + VME Offset or VME Base + VME Offset

700,	
VME Base	SBus Base
700,180	180
700,100	100
700,080	080
700,000	000

The only active communication with the RX Sites is by writing to its Threshold DAC addresses.
This controls a precision current sink which draws current from the RX Site's VPIN supply.
The effect can be monitored by the VPIN Current monitoring circuits of BOC.
This mechanism not only checks out the control paths for the Threshold DACs (of which there are 2 per RX Site),
but also checks and calibrates the monitoring circuits and the VPIN supplies.
The duplicate Ground and 3v3 connections to each site are monitored, and a single Status line for
each pair of RX Sites is passed to its TX Test PlugIn to indicate whether all is OK.