



BOC1 Revised Clock Circuits: the Why and the What



The BOC1 "Run-Thru" meeting of 15-Nov-01 concentrated on the clock circuits. Two points arose:
 * the need for a dedicated signal to ROD to indicate that the fall-back clock was in use, and ...
 * the timing uncertainties introduced by the TTL devices in the circuit
 The first point has been dealt with; the second led to a circuit rethink that uncovered a number of new PECL and LVDS devices that have allowed us to overhaul the circuit completely.
 * The ECLinPS Pro "100EP" devices from ON Semi and Micrel-Synergy offer:
 : 3v/5v operation, removing the need to buffer the PHOS4s
 : the mc100EP195 can replace the 2 100E195s, giving delays of 0-10ns, step 10ps.
 It has TTL control inputs, making two chips of TTL-PECL conversion redundant.
 : the SY55855 converts from LVPECL to LVDS
 * The Pericom 90LVT14 is an LVDS 1.5 clock fanout, removing the need to go via TTL.
 This and subsequent pages describe the revised circuit.





BOC1 Revised Clock Circuits: the Central Core

The Atlas beam crossing clock is delivered from the TIM via the backplane as 5v PECL. U112 ('EL92) level shifts this to LVPECL. U44 ('EPT21) gives a TTL copy "BX_IN" for the Control PLD (on another schematic). There is a Crystal Oscillator at close to the same frequency that acts as a back-up clock: the Control PLD compares the 2. If the Atlas clock is missing, or more than a few percent off in frequency, it passes the crystal clock back as "XO_GATED", and asserts the control signal "USE_XO", both these being converted to TTL by U43 ('EPT22). Note that the Control PLD also de-asserts the new "BOC_OK" signal that is passed directly to the ROD. U51 ('EP57) selects the appropriate clock to pass to U58 (an SY89421 PLL chip), which is used to smooth out clock jitter and double the frequency. U53 ('EP32) divides this by 2 to feed back to the PLL, and to give a good mark-space-ratio clock to drive U64 ('EP14), a 1:5 clock fanout chip. One of the fanned out clocks drives U104 ('EP16), which, being run on 5v, accepts LVPECL inputs, and gives a 5v PECL "ROD_CLK" output which is passed through the backplane to the ROD. The other copies of the clock are used for generating (in order of complexity): "FP_CLK", "A_CLK", "B_CLK", "P_CLK" and "V_CLK", as described on subsequent sheets.



LV VERSION CLOCK GEN CCTS		
DRAWING LAST_MODIFIED=Tue Dec 4 15:25:54 2001		
BOC1.LOGIC.2.2		
SIZE	REV.	DRAWING NO.
A1		
SCALE		SHEET2 OF 12

