This is achieved by
- setting the module in clock/2 mode
- doing RxDelay scans at different mark-space register settings
- sending a bit flip to the modules (send soft reset)
- doing another RxDelay scans at different mark-space register settings
- minimising the change in the duty cycle caused by the bit flip
An example is shown below...