Main Page | Modules | Namespace List | Class Hierarchy | Alphabetical List | Data Structures | File List | Namespace Members | Data Fields | Globals | Related Pages

simEvts_sct.h

00001 /**********************************************************************************
00002  * Structures for the inmem building routines:
00003  *
00004  *    The hit data structure:      contains information about the simulated event.
00005  *    The inmem control structure: controls the building of the inmem.
00006  *
00007  *  The hit data array is recycled per module (link) as otherwise it is enormous.
00008  *  The format contains the relative clock position: 0= no hit, 4= prev, 2= current,
00009  *  1= next BC); the output link is encoded by the MSB. The feData array contains
00010  *  the total # of hits in each chip, the feProc array indicates that a chip with
00011  *  no hits has already been processed (for the hit finding routine), the feLink
00012  *  array indicates which link (if any) a chip contributes to, the linkData array
00013  *  contains the number of hits on each of the 2 links (normally fe 0-5 => link 0
00014  *  and 8-13 => link 1). The hitSize array contains the total size of the hit data
00015  *  in each link.
00016  *
00017  */
00018 
00019 typedef struct { 
00020     uint16 hitData[NCHIPS][NCHAN], 
00021            feData[NCHIPS],
00022            feProc[NCHIPS],
00023            feLink[NCHIPS],
00024            linkData[2],
00025            hitSize[2];
00026 } SimInmemData;
00027 
00028 typedef struct { 
00029     uint32 evtModules[2];
00030     uint32 evtBitOffset;
00031     uint32 atlasId;
00032     uint32 timId;
00033 
00034     //used internally:
00035     uint8  l1id,
00036            bcid,
00037            unused[2];
00038 } InmemEventData;
00039 
00040 
00041 //All scanned fields 1 word length to make life easy for sscanf
00042 typedef struct { 
00043     InmemEventData evtData[N_INMEM_EVTS];   
00044 
00045     uint32 depthLimit,
00046            nEvents,
00047            currentStage,
00048            stageCnt;
00049 
00050     uint32 nmask,
00051            makeTemplate,
00052            createNullLinks,
00053            cal;
00054 
00055     uint32 scanType;
00056     uint32 gaussian[3];
00057 
00058     uint32 links,
00059            incId,
00060            bx,
00061            rSeed;
00062 
00063     uint32 l1idInit,
00064            bcidInit,
00065            makeStub,
00066            wrapL1id;
00067            
00068 //Fields used internally only:         
00069     int    cstart,
00070            cstop,
00071            cinc;
00072            
00073     SimInmemData   *sid;
00074 
00075     uint8  evt,
00076            nullLink,
00077            isTemplate,
00078            unused;
00079 
00080     uint8  fmtLink[2],
00081            hwLink[2];
00082     
00083     uint8  bidx,
00084            dataInitialized,
00085            unused1[2];
00086 
00087     uint8  *ibuff[2],
00088            *timBuff,
00089            *templateBuff;
00090     
00091     uint32 templateStart,
00092            nTemplateBits,
00093            unused2;
00094 
00095     uint8  templateMod,
00096            templateLink[2],
00097            mod; 
00098 
00099     uint32 evtStart,
00100            room,
00101            currLinkSize[2];
00102 
00103     uint32 lastEvtEnd[NMODULES],
00104            nEvtBits[NMODULES];
00105 
00106 } SimInmemCtrl;
00107 
00108 
00109 
00110 

Generated on Thu Dec 15 21:14:37 2005 for SCT DAQ/DCS Software - C++ by doxygen 1.3.5