

## BOC1 Revised Clock Circuits: the Why and the What

The BOC1 "Run-Thru" meeting of 15-Nov-01 concentrated on the clock circuits. Two points arose:


- \* the need for a dedicated signal to ROD to indicate that the fall-back clock was in use, and ...
- \* the timing uncertainties introduced by the TTL devices in the circuit

The first point has been dealt with; the second led to a circuit rethink that uncovered a number of new PECL and LVDS devices that have allowed us to overhaul the circuit completely.

- \* The ECLinPS Pro "100EP" devices from ON Semi and Micrel-Synergy offer:

- : 3v3/5v operation, removing the need to buffer the PHOS4s
- : the mc100EP195 can replace the 2 100E195s, giving delays of 0-10ns, step 10ps. It has TTL control inputs, making two chips of TTL-PECL conversion redundant.
- : the SY55855 converts from LVPECL to LVDS


- \* The Pericom 90LV14 is an LVDS 1:5 clock fanout, removing the need to go via TTL. This and subsequent pages describe the revised circuit.



- ### BOC1 Clock Functions
- 1 - "ROD\_CLK" - a copy for the ROD: it is of fixed phase.
  - 2 - the BOC CPLD needs a clock (see signal "FPCLK"): arbitrary fixed phase.
  - 3 - "P Clock" - a PECL clock for the BPMs in the TX circuits: [0-24ns, step 1ns]
  - 4 - "A Clock" for the RX PHOS4 delay chips: arbitrary fixed phase.
  - 5 - "B Clock" is used by the RX circuits to synchronise the data to the ROD: [0-24ns, step 1ns]
  - 6 - "V Clock" is a Vernier for precise timing operations of the RX circuits: [0-10ns, step 10ps]
- Monitor points have been added for the Atlas clock, A\_B\_P\_ and V\_Clocks.


LV VERSION CLOCK GEN CCTS  
DRAWING\_LAST\_MODIFIED=16 Dec 4 15:25:54 2001

DRAWING TITLE	
BOC1.LOGIC.2.2	
SIZE	DRAWING NO.
A1	
SCALE	SHEET 2 of 12



### BOC1 Revised Clock Circuits: the Central Core

The Atlas beam crossing clock is delivered from the TIM via the backplane as 5v PECL. U112 ('EL92) level shifts this to LVPECL. U44 ('EPT21) gives a TTL copy "BX\_IN" for the Control PLD (on another schematic). There is a Crystal Oscillator at close to the same frequency that acts as a back-up clock: the Control PLD compares the 2. If the Atlas clock is missing, or more than a few percent off in frequency, it passes the crystal clock back as "XO\_GATED", and asserts the control signal "USE\_XO", both these being converted to TTL by U43 ('EPT22). Note that the Control PLD also de-asserts the new "BOC\_OK" signal that is passed directly to the ROD. U51 ('EP57) selects the appropriate clock to pass to U58 (an SY89421 PLL chip), which is used to smooth out clock jitter and double the frequency. U53 ('EP32) divides this by 2 to feed back to the PLL, and to give a good mark-space-ratio clock to drive U64 ('EP14), a 1:5 clock fanout chip. One of the fanned out clocks drives U104 ('EP16), which, being run on 5v, accepts LVPECL inputs, and gives a 5v PECL "ROD\_CLK" output which is passed through the backplane to the ROD. The other copies of the clock are used for generating (in order of complexity): "FP\_CLK", "A\_CLK", "B\_CLK", "P\_CLK" and "V\_CLK", as described on subsequent sheets.




Signal	Control	PECL (5v)	LVPECL (3v3)	LVTTTL	LVDS
—	—	—	—	—	—

FPCLK for Control PLD

A CLK for RX Delays

**BOC1 Revised Clock Circuits: FP\_CLK and A\_CLK**


U69 (SY55855) level shifts the LVPECL clock to LVDS. One copy is converted by U29 (90LV018) to give "FP\_CLK", a TTL copy for the Control PLD. This is the main clock for this PLD, so any noise generated is in a fixed phase relative to the Atlas Clock, thus minimising random noise effects. The other copy drives U78 (90LVT14), which gives 4 LVDS copies of "A\_CLK" for distribution to the 24 PHOS4 delay chips of the RX circuits. These are converted to LVTTTL close to the chips. Note that each LVDS signal drives 2 converters which each drive the clock inputs of 3 local PHOS4s.



**BOC1 Revised Clock Circuits: B\_CLK and P\_CLK**

U11 ('EPT21) converts from LVPECL to LVTTTL for the clock and 2 other inputs of the PHOS4 delay chip (U9). One of U9's outputs drives the B\_CLK distribution: it is converted to LVDS by U13 (90LV017), and then fanned out by U85 (90LV14). These clocks are converted to LVTTTL close to the RX\_PLD chips.

The other PHOS4 output is converted back to LVPECL by U7 ('EPT22) before driving one of the clock inputs of U10 ('EP14). A second copy of the core clock from U64 drives the alternative input of U10. Which clock input is used is determined by "PX\_BYPASS", which is controlled via the Set-Up Bus. This allows P\_CLK phase control to be bypassed if its quality is inadequate.



Clock Controls via SetUp Bus

**BOC1 Revised Clock Circuits: V\_CLK**

U59 ('EP195) does the fine phase adjustment of the Vernier clock, V\_CLK. The 'EP195 is a great enhancement of the old 'E195: it runs on 3v3, offers 10 bits of adjustment in 10ps steps (ie. 10ns max), and has TTL controls. It thus replaces 2 'E195s and 8 bits of TTL-PECL conversion. These and other control signals come from U23, the Clock Register PLD. The 'EP195 output drives 2 of the inputs of U68 ('EP57), one with reversed connections. It also drives U53 ('EP32), which halves it. Its output drives the other inputs of U68 (one reversed). U68 therefore gives the choice of clock or half-clock, optionally inverted. The chosen output is then converted to LVDS by U79 (SY55855). One copy is converted to LVTTTL and delayed by the PHOS4 at U76. Note it uses two delay channels, to give a delay of up to 50ns (to suit the half clock period) before driving the TTL SCLK input of U86 (90LVT14). In fact it isn't clear that the Vernier clock needs any adjustment beyond the 10ns given by the 'EP195, or that its quality will be adequate if passed through a PHOS4. So, a by-pass route is provided, using the other output of U79 to drive the LVDS input of U86. This allows the clock source to be controlled by "LXV\_BYPASS". Note the bypass route avoids any TTL signal path.

Signal	Control	PECL (5v)
LVPECL (3v3)	LVTTTL	LVDS

LXV\_BYPASS

V CLK for Data Timing Functions